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(57) ABSTRACT 
An imaging device formed as a monolithic complementary 
metal oxide semiconductor integrated circuit in an industry 
standard complementary metal oxide semiconductor 
process, the integrated circuit including a focal plane array 
of pixel cells, each one of the cells including a photogate 
overlying the substrate for accumulating photo-generated 
charge in an underlying portion of the substrate and a charge 
coupled device section formed on the substrate adjacent the 
photogate having a sensing node and at least one charge 
coupled device stage for transferring charge from the under- 
lying portion of the substrate to the sensing node. There is 
also a readout circuit, part of which can be disposed at the 
bottom of each column of cells and be common to all the 
cells in the column. A Simple Floating Gate (SFG) pixel 
structure could also be employed in the imager to provide a 
non-destructive readout and smaller pixel sizes. 
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ACTIVE PIXEL SENSOR PIXEL HAVING A 
PHOTODETECTOR WHOSE OUTPUT IS 
COUPLED TO AN OUTPUT TRANSISTOR 
GATE 
RELATED APPLICATIONS 
This application is a continuation of Ser. No. 081785,931 
filed Jan. 22, 1997 now U.S. Pat. No. 6,166,768 which is a 
cotinuation-in-part of U.S. patent application Ser. No. 
081558,521 filed Nov. 16, 1995 now U.S. Pat. No. 6,101, 
232, which is a continuation of Ser. No. 081188,032 filed 
Jan. 28,1994 now U.S. Pat. No. 5,471,515 entitled ACTIVE 
TRANSFER by Eric R. Fossum et al. and assigned to the 
present assignee. This application also claims priority from 
provisional application No. 601010,305, filed Jan. 22, 1996, 
and from provisional application No. 601013,700, filed Mar. 
20, 1996. 
PIXEL SENSOR WITH INTRA-PIXEL CHARGE 
ORIGIN OF THE INVENTION 
The invention described herein was made in the perfor- 
mance of work under a NASA contract, and is subject to the 
provisions of Public Law 96-517 (35 USC 202) in which the 
Contractor has elected to retain title. 
FIELD OF THE INVENTION 
The invention is related to semiconductor imaging 
devices. More specifically, the present invention relates to a 
silicon imaging device which can be fabricated using a 
CMOS compatible process, and specific improved tech- 
niques that are used by such a system. 
BACKGROUND AND SUMMARY 
Many semiconductors can be used for acquiring a signal 
indicative of an image. Charge coupled devices (CCDs), 
photodiode arrays, charge injection devices and hybrid focal 
plane arrays are some of the more commonly used devices. 
CCDs are often used, since they represent a mature 
technology, are capable of large formats and very small pixel 
size and they facilitate noise-reduced charge domain pro- 
cessing techniques such as binning and time delay integra- 
tion. 
However, CCD imagers suffer from a number of draw- 
backs. For example, the signal fidelity of a CCD decreases 
as the charge transfer efficiency is raised to the power of the 
number of stages. Since CCDs use many stages, the CCD 
fabrication technique needs to be optimized for very efficient 
charge transfer efficiency. CCDs are also susceptible to 
radiation damage, require good light shielding to avoid 
smear and have high power dissipation for large arrays. 
The specialized CCD semiconductor fabrication process 
is intended to maximize the charge transfer efficiency of the 
CCD. This specialized CCD process, however, has been 
incompatible with the complementary metal oxide semicon- 
ductor (“CMOS’) processing which has been convention- 
ally used. The image signal processing electronics required 
for the imager are often fabricated in CMOS. Accordingly, 
it has been difficult to integrate on-chip signal processing 
electronics in a CCD imager, because of the incompatibility 
of the processing techniques. Because of this problem, the 
signal processing electronics has often been carried out 
off-chip. 
Typically, each column of CCD pixels is transferred to a 
corresponding cell of a serial output register, whose output 
is amplified by a single on-chip amplifier (e.g., a source 
2 
follower transistor) before being processed in off-chip signal 
processing electronics. This architecture limits the read-out 
frame rate which the on-chip amplifier can handle propor- 
tional to the number of charge packets divided by the 
s number of pixels in the imager. 
The other types of imager devices have problems as well. 
Photodiode arrays exhibit high kTC noise. This makes it 
impractical to reset a diode or capacitor node to the same 
initial voltage at the beginning of each integration period. 
10 Photodiode arrays also suffer from lag. Charge injection 
devices also have high noise. 
Hybrid focal plane arrays exhibit less noise but are 
prohibitively expensive for many applications and have 
relatively small array sizes. 
In view of the inventor’s recognition of the above 
problems, it is one object of the present invention to provide 
an imager device which has the low kTC noise level of a 
CCD without the associated CMOS incompatibility and 
other above-described problems. 
In a preferred embodiment, the sensing node of the charge 
coupled device section includes a floating diffusion, and the 
charge coupled device stage includes a transfer gate over- 
lying the substrate between the floating diffusion and the 
2s photogate. This preferred embodiment can further include 
apparatus for periodically resetting a potential of the sensing 
node to a predetermined potential, including a drain diffu- 
sion connected to a drain bias voltage and a reset gate 
between the floating diffusion and the drain diffusion, the 
The imaging device also includes a readout circuit having 
at least an output transistor. Preferably, the output transistor 
is a field effect source follower output transistor formed in 
each one of the pixel cells, the floating diffusion being 
3s connected to its gate. Also, the readout circuit can further 
include a field effect load transistor connected to the source 
follower output transistor, and preferably a correlated double 
sampling circuit having an input node connected between 
the source follower output transistor and load transistor. The 
4o focal array of cells is also preferably organized by rows and 
columns, and the readout circuit has plural load transistors 
and plural correlated double sampling circuits. In this case, 
each cell in each column of cells is connected to a single 
common load transistor and a single common correlated 
4s double sampling circuit. These common load transistors and 
correlated double sampling circuits are disposed at the 
bottom of the respective columns of cells to which they are 
connected. 
In the preferred implementation, charge is first accumu- 
so lated under the photogate of a pixel cell. Next, the correlated 
double sampling circuit samples the floating diffusion imme- 
diately after it has been reset, at one capacitor. The accu- 
mulated charge is then transferred to the floating diffusion 
and the sampling process is repeated with the result stored 
5s at another capacitor. The difference between the two capaci- 
tors is the signal output. In accordance with a further 
refinement, this difference is corrected for fixed pattern noise 
by subtracting from it another difference sensed between the 
two capacitors while they are temporarily shorted. 
The imaging device can also have a micro-lens layer 
overlying the substrate. This micro-lens layer includes a 
refractive layer and individual lenses formed in the layer 
which are in registration with individual ones of the cells. 
Each of the individual lenses has a curvature for focusing 
65 light toward a photosensitive portion of the respective cell. 
The imaging device could also use a Simple Floating Gate 
(“SFG’) pixel structure. This SFG pixel allows non- 
20 
3o reset gate connected to a reset control signal. 
60 
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destructive readout due to the floating gate configuration. As 
described herein, the device made using the SFG has fewer 
components. Therefore, the system allows the use of smaller 
pixel sizes. The SFG pixel structure described herein forms 
to construct high density arrays that allow a non-destructive 
readout. An array of SFG pixels includes a monolithic 
semiconductor integrated circuit substrate and is organized 
by rows and columns, as with previously-described imager 
embodiments. However, each SFG pixel cell includes a 
photogate overlying the substrate which operates to accu- 
mulate photo-generated charge thereunder. A coupling 
capacitor is connected between the photogate and a row 
address line. The row address line is common to all the pixel 
cells in a row of the array, a barrier gate overlies the 
substrate adjacent to the photogate. The barrier gate is 
connected to a barrier gate bias voltage. In addition, a 
readout circuit including an output transistor is preferably 
formed in each one of the cells. This output transistor has a 
source and drain diffusion formed in said substrate and a 
gate overlying said substrate between said source and drain 
diffusions. The drain diffusion is connected to a drain bias 
voltage, the output transistor gate is connected to the 
photogate, and the source diffusion is connected to a column 
signal line which is common to all the pixel cells in a column 
of the array. Preferably, a load transistor is also connected to 
the output transistor, as well as a noise suppression circuit. 
The load transistor and noise suppression circuit are pref- 
erably connected to the output transistor via the column 
signal line, thereby creating a common load transistor and 
noise suppression circuit for every pixel cell in the column 
of the array. Therefore, each column of the array would have 
a separate load transistor and noise suppression circuit. In 
addition, the load transistors and noise suppression circuits 
are disposed at the bottom of the respective columns of cells 
connected thereto. The noise suppression circuit is prefer- 
ably the same as the previously-described correlated double 
sampling circuit. 
The SFG pixel operates in an integrating mode by biasing 
the photogate to a voltage greater than the barrier gate bias 
voltage. This allows charge to accumulate in the portion of 
the substrate underlying the photogate. Also, the drain bias 
voltage exceeds the photogate bias voltage and the barrier 
gate bias voltage is set so as to prevent blooming by causing 
charge in excess of a prescribed amount to drain to a 
potential well created under the drain diffusion of the output 
transistor by the drain bias voltage. The pixel is readout by 
increasing the photogate bias voltage to a level exceeding 
other pixels not being readout. In order to facilitate the noise 
suppression process, the readout process is preferably done 
twice, once after charge has been accumulated in the inte- 
gration period, and once after the pixel has been reset. The 
pixel is reset by lowering the photogate bias voltage to a 
level below that of the barrier gate bias voltage. Since the 
barrier gate voltage is lower than the drain bias voltage, the 
accumulated charge drains from the portion of the substrate 
underlying the photogate to the potential well created under 
the drain diffusion of the output transistor by the drain bias 
voltage. 
It is also noted that an array of SFG pixels preferably 
includes the micro-lens layer overlying said substrate. The 
microlens layer is employed to focus light toward a photo- 
sensitive portions of the cells. 
In addition to the just described benefits, other objectives 
and advantages of the present invention will become appar- 
ent from the detailed description which follows hereinafter 
when taken in conjunction with the drawing accompanying 
figures. 
4 
BRIEF DESCRIPTION OF THE DRAWINGS 
These and other aspects of the invention will now be 
described in detail with reference to the accompanying 
drawings, wherein: 
FIG. 1 is a diagram illustrating the architecture of a 
preferred individual focal plane cell; 
FIG. 2 is a plan view of an integrated circuit having a 
focal plane array of cells of the type illustrated in FIG. 1. 
FIG. 3A is a schematic diagram of the cell of FIG. 1. 
FIG. 3B is a plan view of an integrated circuit constituting 
a focal plane array of cells of a type similar to FIG. 1, where 
the load FET and sampling circuit is deleted from each cell 
and incorporated as common elements at the bottom of each 
array column. 
FIG. 4 is a graph of the surface potential in the charge 
transfer section of the cell of FIG. 3A. 
FIG. 5 is a cross-sectional view of an alternative embodi- 
2o ment of the focal plane array of FIG. 2 including a micro- 
5 
10 
lens layer. 
FIG. 6A shows a polymer filter embodiment; 
FIG. 6B shows a phosphor embodiment; 
FIG. 6C is a schematic diagram of an alternate embodi- 
25 ment of the cell of FIG. 3A with a storage well and an 
additional charge coupled device stage, and includes a graph 
of the surface potential in the charge transfer section. 
FIG. 7 is a schematic diagram of a Simple Floating Gate 
(SFG) pixel cell. 
FIG. 8 is a diagram illustrating the architecture of an 
integrated circuit constituting a focal plane array of the SFG 
pixel cells of FIG. 7. 
FIGS. 9A-9C are surface potential graphs for the pixel 
cell of FIG. 7, where FIG. 9A represents the surface poten- 
tial during the integration phase, FIG. 9B represents the 
surface potential during the readout phase, and FIG. 9C 
represents the surface potential during the reset phase. 
30 
35 . 
DETAILED DESCRIPTION OF THE 
PREFERRED EMBODIMENTS 40 
FIG. 1 is a simplified block diagram of one pixel cell 10 
of a focal plane array of many such cells formed in an 
integrated circuit. Each cell 10 includes a photogate 12, a 
45 charge transfer section 14 adjacent the photogate 12 and a 
readout circuit 16 adjacent the charge transfer section 14. 
FIG. 2 shows a focal plane array of many cells 10 formed on 
a silicon substrate 20. 
FIG. 3Ais  a simplified schematic diagram of a cell 10 and 
50 its associated processing. Each pixel 300 includes a photo- 
gate area and its associated circuitry (30-50) and row 
decoder elements 55,60. FIG. 3A shows the photogate 12 
having a relatively large photogate electrode 30 overlying 
the substrate. The charge transfer section 14 has a transfer 
5s gate electrode 35 adjacent the photogate electrode 30, a 
floating diffusion 40, a reset electrode 45 and a drain 
diffusion 50. The readout circuit 16 has a source follower 
field effect transistor (FET) 55, a row select FET 60, a load 
FET 65 and a correlated double sampling circuit 70. 
The surface potential diagram of FIG. 4 shows the pho- 
togate electrode 30 being held by a photogate signal PG at 
a positive voltage to form a potential well 80 in the substrate 
20 in which photo-generated charge is accumulated during 
an integration period. The transfer gate electrode 35 is 
65 initially held at a less positive voltage by a transfer gate 
signal TX to form a potential barrier 85 adjacent the poten- 
tial well 80. The floating diffusion 40 is connected to the gate 
60 
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of the source follower FET 55 whose drain is connected to 
a drain supply voltage VDD. The reset electrode 45 is 
initially held by a reset signal RST at a voltage correspond- 
ing to the voltage on the transfer gate 30 to form a potential 
barrier 90 thereunder. The drain supply voltage VDD con- 5 
nected to the drain diffusion 50 creates a constant potential 
well 95 underneath the drain diffusion 50. 
During the horizontal scanning period, electrons accumu- 
late in the potential well 80 in proportion to photon flux 
incident on the substrate 20 beneath the photogate electrode 
30, At the end of the integration period, the surface potential 
beneath the floating diffusion 40 is quickly reset to a 
potential level 100 slightly above the potential well 95. This 
is accomplished by the reset signal RST temporarily increas- 
ing to a higher positive voltage to temporarily remove the 15 which may be deposited Over the top Of the 
potential barrier 90 and provide a downward potential 
staircase from the transfer gate potential barrier 85 to the 
of FIG. 4. After the reset gate 45 is returned to its initial 
briefly turns on the S/H FET 225 immediately after the reset 
signal RST has caused the resetting of the potential of the 
floating diffusion 40, so that the capacitor 230 stores the 
voltage to which the floating diffusion has been reset. 
The readout circuit provides a special form of correlated 
double sampling of the potential of the floating diffusion, 
allowing the charge integrated beneath the photogate 12 
during each integration period to be obtained at the end of 
each integration period from the difference between the 
voltages at the output nodes VOUTS and VOUTR of the 
readout circuit 70. This minimizes the effects of kTC noise 
because the difference between VOUTS and VOUTR is 
independent Of any variation in the reset 
FIG. 5 shows a transparent refractive microlens layer 110 
plane array 
of FIG. 2. The microlens layer 110 has spherical portions 
‘15 centered Over each Of the so as 
has the advantage of using light that would otherwise fall 
outside of the optically active region of the photogate 12, 
RST. 
lo and 
drain diffusion potential well 95, as indicated in the drawing to focus light toward the center Of each photogate 12. This 
potentia’ (restoring the potentia’ barrier 90>2 the readout 20 For example, at least some of the light that is ordinarily 
circuit 70 briefly incident on either the charge transfer section 14  or the the potentia’ Of the floating 
diffusion 40, and then the lo is ready to transfer the readout circuit 16 (FIG. 1) would be sensed in the photogate 
Photo-generated charge from beneath the Photogate eke- area with the addition of the microlens layer 110. This has 
trade 30. For this Purpose, the Photogate signal PG the effect of maximizing real estate-the portions of the 
decreases to a less positive voltage to form a potential barrier 2s substrate which include the non-photogate area are focused 
105 beneath the photogate electrode 30 and thereby provide to another point. 
a downward staircase surface potential from the photogate FIGS. 6A and 6B show an alternative embodiment of the 
electrode 30 to the potential well 100 beneath the floating invention which uses color filtering. Color filtering enables 
diffusion 40. This operation transfers the charge from spatial separation of color in an imaging device. CCD 
beneath the photogate electrode 30 to the floating diffusion 30 devices, for example, commonly use kind of color separa- 
40, changing the potential of the floating diffusion 40 from tion in this way. 
the level (100) at which it was previously reset to a new level The preferred system allows a plurality of pixels to have 
107 indicative of the amount of charge accumulated during different color filtering properties to provide a color filtering 
the integration period. This new potential of the floating effect. Typically this is done by using the color filters in 
diffusion 40 is sensed at the source of the source follower 35 Some array form: For example, alternate green filters inter- 
FET 55. However, before the readout circuit 70 samples the spersed with red and blue filters. An exemplary filter opera- 
source of the source follower FET 55, the photogate signal tion would use green~red~greenlblue~green~red~green~lue 
PG returns to its initial (more positive) voltage. The entire with that pattern continuing for the length of the array. 
process is repeated for the next integration period. According to this embodiment of the present invention, 
The readout circuit 70 has a signal sample and hold (SIH) 40 color filters are used to supplement the lens operation of 
circuit including an S/H FET200 and a signal store capacitor FIG. 5 .  
205 connected through the SIH FET 200 and through the The preferred system embodies its operation in one of the 
row select FET 60 to the source of the source follower FET two forms shown in FIGS. 6A and 6B. The first form shown 
55. The other side of the capacitor 205 is connected to a in FIG. 6Auses a polymer color filter array. Such polymer 
source bias voltage VSS. The one side of the capacitor 205 45 color filter arrays are well-known in the art. Layer 600 is 
is also connected to the gate of an output FET210. The drain preferably a red layer, and is first deposited Over the entire 
of the output FET is a connected through a column select chip. Subsequent to deposition, an etching technique is used 
FET 220 to a signal sample output node VOUTS and to remove the red filter area 600 from everywhere except 
through a load FET 215 to the drain voltage VDD. A signal over the desired pixel 10. A planarization layer 602 covers 
called ‘‘signal sample and hold’’ (SHS) briefly turns on the 50 the removed areas to thereby planarize that surface, thereby 
S/H FET 200 after the charge accumulated beneath the flattening the surface. Blue filter 604 is next deposited over 
photogate electrode 30 has been transferred to the floating pixel 10A. Blue filter 604 is similarly etched such that it only 
diffusion 40, SO that the capacitor 205 stores the Source covers the desired pixel 1OA. The remaining area is pla- 
voltage of the source follower FET 55 indicating the amount narized by a second planarization layer 606. Finally, a green 
of charge previously accumulated beneath the photogate 55 filter 610 is formed over that planarized layer, covering pixel 
electrode 30. 10B. Planarization layer 612 flattens the resulting area so 
The readout circuit 70 also has a reset sample and hold that green filter 610 only covers the Pixel 10B. 
(SIH) circuit including an SIH FET 225 and a signal store Each pixel, including the polymer layer, is covered by 
capacitor 230 connected through the S/H FET 225 and microlens 115A, 155B and 115C. The microlenses modify 
through the row select FET 60 to the source of the source 60 the incoming light in conjunction with the polymer layer. 
follower FET 55. The other side of the capacitor 230 is The light is therefore changed by both microlenses 
connected to the source bias voltage VSS. The one side of 115A-115C and CFA parts 612, 606, and 600. Each pixel, 
the capacitor 230 is also connected to the gate of an output therefore, preferably receives light that has been doubly 
FET 240. The drain of the output FET 240 is connected modified in this way. 
through a column select FET 245 to a reset sample output 65 This polymer color filter array causes the device to lose a 
node VOUTR and through a load FET 235 to the drain certain amount of resolution of the scene being imaged since 
voltage VDD. Asignal called “reset sample and hold” (SHR) some of the pixels are dedicated to a different color. 
US 6,943,838 B2 
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An alternative embodiment shown in FIG. 6B does not Another feature of the invention which is useful for 
lose resolution, but instead requires multiple chips to form eliminating fixed pattern noise due to variations in FET 
any image. This would form a 3-chip camera. One chip 650 threshold voltage across the substrate 20 is a shorting FET 
has all its pixels covered by a red filter 620. Hence that chip 116 across the sampling capacitors 205, 235, After the 
images the red scene-ither the red components Or the s accumulated charge has been measured as the potential 
complement to the red components. Analogously, the other difference between the two output nodes VOUTS and 
chips include green filters and blue filters. The three chips VOUTR, a shorting signal VM is temporarily applied to the 
gate of the shorting FET 116 and the VOUTS-to-VOUTR together form the entire image. 
Yet another embodiment uses a wavelength-converting difference is measured again, mis latter difference is a 
phosphor as shown in 6c. A i o  measure of the disparity between the threshold voltages of 
pattern difference. The fixed pattern difference is subtracted a desired wavelength, e.g., ultra-violet or x-ray. Typically 
from the difference between VOUTS and VOUTR measured the silicon underlayer is not responsive to that same wave- length. Therefore, the phosphor emits a photon of the proper at the end of the integration period, to remove fixed pattern type to properly excite the underlying silicon 662, when 
receiving this radiation. A preferred example is that the 
green light that is detected by the circuitry 662 which can be used instead of the floating diffusion 40. Such a floating gate 
a sensor of any of the kinds described herein. is indicated schematically in FIG. 3A by a simplified dashed 
41. 
wavelength-converting phosphor over an entire surface of In one Preferred implementation, the area of the L-shaPed 
the device, it is also possible to use a pixelation effect. A Photogate 12 (i.e.9 the Photogate electrode 30) was about 100 
shadow mask is used to mask the phosphor, The phosphor is square microns; the transfer gate electrode 35 and the reset 
only deposited where allowed by the shadow mask. gate electrode were each about 1.5 microns by about 6 
could be embodied in other focal plane and photodiode +5 volts (its more positive voltage) and about 0 volts (its less 
applications, and that the above color filter array is not Positive Voltage; the transfer gate signal TX was about +2.5 
limited to single readout circuit per pixel systems. volts; the reset signal RST was varied between about +5 
1-4 is implemented in MOS silicon or CMOS, or any other 3o positive voltage); the drain diffusion 50 was held at about +5 
technology which is compatible with an industry standard 
CMOS fabrication process. Preferably, each of the FETs is The array structure of FIGS. 1 4  can be modified to 
a MOSFET, the F E T ~  55, 60, 65, 200 and 225 being incorporate a preferred column parallel approach. The term 
n-channel devices and the FETs 210,220,225,230,240,245 column Parallel approach refers to a Portion of the readout 
CCD channel underlying the gate electrodes 30,35, 45 and the array. This allows an entire row of the array to be 
the diffusions 40 and 50 may be located in a p-well while the processed at one time. This column approach is in contrast 
remaining (p-channel) devices are located outside of the to a spatially Parallel Processing approach where each Pixel 
p-well. The gate voltage VLP applied to the gates of the has its own Processing circuitry (e& the ~ ~ b o d i m e n t  of 
p-channel channel load FETs 215 and 235 is a constant 40 FIGS. 1-‘% Or a serial Processing approach where the output 
voltage on the order of +2.5 volts. The gate voltage VLN of each Pixel is sequentially feed to a single Processor for 
applied to the n-channel load FET 65 is a constant voltage Processing. 
on the order of +1.5 volts. FIG. 3B shows a column parallel approach where the load 
The charge transfer section 14 preferably uses only a FET 65 and correlated double sampling circuit 70 are 
single CCD stage between the photogate 12 and the floating 45 deleted from the individual pixel cells 10. Instead, each cell 
diffusion 40 in the specific embodiment of FIG. 3A. This 10 in a column of the array is connected to a common load 
means that there is no loss due to charge transfer inefficiency FET 65 and sampling circuit 70. The common elements are 
and therefore there is no need to fabricate the device with preferably located at the bottom of each column of the array. 
any kind of special CCD process. As a result, the readout This column parallel array structure has a significant advan- 
circuit 70 as well as the output circuitry of the FETs 55, 60 50 tage. Since the load FET 65 and sampling circuit 70 have 
and 65 can be readily implemented as standard CMOS been removed from the pixel cells 10, there is more photo- 
circuits, making them relatively inexpensive. However, any sensitive cell area available. Thus, the resolution of each cell 
suitable charge coupled device architecture may be 10 is improved. The column parallel array structure is read 
converting phosphor is tuned to accept radiation Of the output FETs 210,240, and may be referred to as the fixed 
is noise. 
phosphor 660 is sensitive to x-ray, but emits a photon of As Previously mentioned herein, a floating gate may be 
While the FIG. 6C embodiment contemplates using the 2o line floating gate 
It should also be understood that these Same techniques 25 microns; the Photogate signal PG was varied between about 
Preferably, the focal plane array corresponding to FIGS, (its more positive and about +2.5 (its less 
being p-channel devices, The n-channel MOSFETS and the 35 circuitry being connected to the bottom on the columns Of 
employed to implement the charge transfer section 14, out by selecting an entire row using standard row and 
including a CCD having more than one stage. For example, 5s column select circuitry 18,19. Selecting a row, among other 
two or three stages may be useful for buffering two or three things, results in the accumulated charge being transferred 
integration periods. from the photogate potential well 80 of each cell 10 in the 
Other implementations of the concept of the invention row to its associated floating diffusion 40. Thereafter, the 
may be readily constructed by the worker in light of sampling circuits 70 at the bottom of each column “read” the 
the foregoing disclosure. For example, the floating diffusion 60 connected Pixel cell 10 in the manner described Previously. 
40 may instead be a floating gate electrode. The signal and A standard multiplexer 21 is then employed to output the 
reset sample and hold circuits of the readout circuit 70 may “read’’ Pixel cell values, either in Parallel Or serially. 
be any suitable sample and hold circuits. Moreover, shield- The previous described pixel cell structure of FIGS. 3A 
ing of the type well-known in the art may be employed and 4 (or the modified structure discussed in connection with 
defining an aperture surrounding the photogate 12. Also, the 65 FIG. 3B) can be further modified to allow for the simulta- 
invention may be implemented as a buried channel, n-well, neous integration of the array. In the originally described 
or p-channel device. structure of the pixel cell, charge accumulated in the pho- 
US 6,943,838 B2 
9 10 
togate well 80 during the integration period was transferred image is stored. The storage well 265 provides a stable 
directly to the floating diffusion 40. However, not all the structure in which to store the transferred charge. 
cells in the array can be read out at the same time. Charge Accordingly, the accumulated and transferred charge can 
time and therefore any signal therefrom is degraded with s noise or leakage, until the time of readout for that cell. Only 
time. Therefore, only the accumulated charge for pixel cells then is the charge transferred to the floating diffusion 40, 
For example, as described in connection with the embodi- though the charge was stored for 
ment of FIG. 3B, only a row of the array is read out at one 
time. Since only a portion of the array is read out, some 
provision must be made to prevent further accumulation of 
charge in the other cells. In the previously described 
embodiments, this is done by integrating only those cells 
which are to be read out. Thus, the resulting image, once all 
the cells have been integrated and read, represents a series 
of lines, each corresponding to the observed scene at a 
different time. As discussed previously, if the observed scene 
is changing quickly, the resulting image will be motion- 
skewed. 
transferred to the floating diffusion 40 tends to degrade over remain in the storage well 265, substantially isolated from 
that are being read Out is preferably transferred. Thus, there is little degradation of the signal produced even 
period of time, 
This simultaneous integration pixel cell structure trades 
10 off the fill factor of the cell. The intermediate transfer gate 
255 and storage gate 260 take up room on the substrate and 
are shielded from optical radiation. Therefore, the propor- 
tion of the cell that is actively photosensitive is reduced. This 
may have the effect of lowering the resolution of the cell for 
15 any particular cell size. A lens over the shielded space can 
be used to recapture some of the light that falls on that 
shielded area. 
Another embodiment of the present invention extends the 
FIG, 6 shows the technique of the present invention, Two 2o dynamic range Of the array by a non-destructive 
additional gates are incorporated into the basic cell structure, 
These include an intermediate transfer gate 255, and a the pixel to be read multiple times. For example, in low light 
storage gate electrode 260 which overlies a storage potential imaging the Output Of a pixel can be 
has the Same surface area as the photogate well This 25 readouts) until the signal reaches some prescribed threshold. 
80 can be transferred to the storage well 265, In addition, it charge, enough charge 
is preferred that the non-photosensitive portion of the pixel 
cell be shielded from optical radiation by an opaque layer The inventors herein suggest using a non-destructive 
270, e.g., a metal layer. The non-photosensitive portion of 30 readout floating gate structure to substitute for the floating 
the cell includes the area underlying the intermediate trans- diffusion structure. The floating gate structure allows for 
fer gate 255 and storage gate 260, as well as the transfer gate ~ ~ ~ ~ - d e s t ~ ~ c t i v e  readout because the  cumulated charge 
35, floating diffusion 40, reset gate 45, and V+drain 50, This does not have to be drained during the readout process. The 
optical shielding layer 270 minimizes the possibility that floating gate embodiment of the previously described active 
optically generated noise affects the charge stored in the 35 Pixel image Sensor (of FIG. 3 4  would be acceptable in 
storage well 265, or the other identified structures. many applications where a non-destructive readout was 
desired. A simplified floating gate pixel structure is 
readout Non-destructive reading Of a pixel 
well 265 in the substrate, The storage well 265 preferably integrated Over frame periods (i.e.? 
ensures that all the charge accumulated in the photogate well This faint Objects to be imaged by repeat- 
edly increasing the 
exists to produce a Output 
ne process for operating this modified pixel cell is 
similar to that described previously, except that the charge described which has the advantage Of 
accumulated under the photogate electrode 30 during the allowing a smaller Pixel size due to its fewer components, 
integration period is transferred across the intermediate 40 and so be mitable for high-density arrays. 
transfer gate 255 and into the storage potential well 265, This simplified floating gate pixel structure is shown in 
where it remains until readout. This is accomplished by FIG. 7. The Simple Floating Gate (SFG) pixel uses a 
decreasing the voltage of the signal on the photogate elec- coupling capacitor 1002, a photogate 1004, a barrier gate 
trade 30, which is initially at a higher positive voltage than 1006, and an output transistor 1008. The output transistor 
the intermediate transfer gate 255, to less than that of the 45 1008 is preferably an n-channel MOSFET having a gate 
intermediate gate 255. This operation forms the potential 1010, a source diffusion 1012, and a drain diffusion 1014. 
barrier 105 beneath the photogate electrode 30, thereby The drain diffusion 1014 also acts as a reset drain during the 
providing a downward staircase surface potential form the reset operation. Drain diffusion is later used as an overflow 
photogate electrode 30 to the storage well 265 (which is drain during the integration period. The photogate 1004 is 
being held at a higher positive voltage than the intermediate 50 capacitively coupled, to a row address line 1016 associated 
transfer gate 255). During readout, the floating diffusion with the row of pixels to which the depicted pixel belongs, 
node 40 is reset and the reset voltage sampled, as discussed through the coupling capacitor 1002. In addition, the pho- 
previously. Next, the charge is transferred from the storage togate 1004 is connected to the gate 1010 of the output 
well 265 Over the transfer gate potential 85 and into the transistor 1008. This photogate connection configuration in 
floating diffusion node 40, where it is sampled, in the Same 5s effect creates a floating gate. The source diffusion 1012 of 
way the charge was transferred from the photogate well 80 the output transistor 1008 is coupled to a column signal line 
to the node 40 in the first-described embodiment (of FIGS. 1018 which is associated with the column of pixels to which 
3A-B and 4). the depicted pixel belongs. 
The storage well 265 charge is transferred from the charge FIG. 8 exemplifies the general structure of an array of 
from the photogate well 80 to the storage well 265 after the 60 SFG pixels 1020; in this case a 4x4 array. Each pixel is 
integration period. This allows simultaneous integration connected to a row address line 1016 and a column signal 
realized. All the pixel cells (or a part thereof if desired) can line 1018 associated with the pixel’s respective row and 
be used to image the observed scene for the duration of the column in the array. The row address lines 1016 are ulti- 
prescribed integration period, regardless of when each indi- mately connected to the row decoder 1022. However, these 
vidual cell is to be read out, because the accumulated charge 65 row lines 1016 are also connected through a voltage level 
in each cell is transferred to its associated storage well 265 mixing circuit 1024. This mixing circuit 1024 is used to 
at the end of the integration period. In this way a “snapshot” generate row address line biases and pulses with one of three 
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different voltage levels. The purpose for these different 
voltage levels will be discussed later in this disclosure. 
The column signal lines 1018 are ultimately connected to 
the column decoder 1026, as in previous embodiments. In 
addition, the present embodiment preferably employs the 
previously-described column parallel architecture to maxi- 
mize the photosensitive area of each pixel. Accordingly, 
between the array and the column decoder 1026 at the 
bottom of the array, each of the column signal lines 1018 is 
connected to a separate readout circuit 1028. Thus, one 
readout circuit 1028 is common to all the pixels 1020 
forming the corresponding column of the array. The pre- 
ferred readout circuit 1028 is the same as the correlated 
double sampling circuit described previously with reference 
to FIG. 3. This circuit includes a load transistor 1030 
connected to the associated column signal line 1018. This 
load transistor 1030 is preferably an n-channel MOSFET 
which acts as an active load. The load transistor 1030 and the 
output transistor 1008 (of FIG. 7) resident in the connected 
pixels 1020 form a source follower. Each column signal line 
1018 is also connected to a pair of sample and hold circuits. 
The first sample and hold circuit consists of a signal tran- 
sistor 1032 and a signal capacitor 1034. The second sample 
and hold circuit has a reset transistor 1036 and reset capaci- 
tor 1038. The gate of each signal transistor 1032 is con- 
nected to a sample and hold signal (SHS), which, when 
present, causes the voltage output of a selected pixel in the 
associated column of the array to be stored at the corre- 
sponding signal capacitor 1034. Similarly, the gate of each 
reset transistor 1036 is connected to a sample and hold reset 
signal (SHR) which when present causes the voltage output 
of the selected pixel in the associated column to be stored at 
the corresponding reset capacitor 1038. The signal and reset 
capacitors 1034, 1038 are also connected to a noise sup- 
pression circuit (“NSC”) 1040. NSC 1040 operates as in 
previous embodiments to subtract the reset level held at the 
reset capacitor 1038 from the signal level held at the signal 
capacitor 1034 thereby eliminating the effects of kTC noise, 
and to differentiate this derived level from a level obtained 
after shorting across the capacitors 1034, 1038 thereby 
eliminating fixed pattern noise. 
FIGS. 9A-9C shows graphs of surface potential. The 
drain diffusion 1014 is DC biased at a relatively high voltage 
VDD (e.g., 5.0 V) and the barrier gate 1006 is DC biased at 
a lower voltage V, (e.g., 1.25 V). These biases remain the 
same throughout the integration, readout, and reset cycles of 
the image sensor to create a constant potential well 1042 
under the drain diffusion 1014 and potential barrier 1044 
under the barrier gate 1006. FIG. 9A illustrates the integra- 
tion period, the row address line 1016 is biased at the 
integration voltage, i.e., V,=V, which is larger than the 
barrier gate bias voltage V,. This creates a potential well 
1046 under the photogate 1004 wherein photon-induced 
signal electrons are accumulated for the duration of the 
integration period. However, the aforementioned barrier 
gate bias voltage V, is also chosen to provide anti- 
blooming control, similar to that discussed in connection 
with the shutter gate embodiments of the invention. In this 
case, when the amount of accumulated charge exceeds a 
level determined by the barrier gate bias voltage V,, the 
excess is drained into the drain diffusion potential well 1042. 
Readout is accomplished by pulsing the row address line 
1016 to a readout voltage, i.e., V,=V, which is larger 
than the integration voltage VIm The floating gate potential, 
which depends on the amount of the accumulated signal 
charge, is sensed by the source follower circuit formed by 
the output and load transistors 1008, 1030. The readout 
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voltage V, is made larger than the integration voltage V, 
to differentiate the output of the pixels in the selected row of 
the array from the non-selected pixels in other rows, thus 
eliminating so-called “dark-clipping”. Specifically, the read- 
out voltage V, is made sufficiently larger than the integra- 
tion voltage V, so that only the pixel 1020 in the column 
of the array with the larger readout voltage bias (i.e., V,) 
is sensed by the source follower circuit. The selected pixel 
is sensed exclusive of the non-selected pixels in the column 
because of the common load configuration described above. 
Therefore, a winner-take-all circuit is created with the 
readout voltage biased pixel 1020 always being the winner. 
In a tested embodiment a 1 volt difference, where V,=5 V 
and V I N ~ 4  V, was sufficient to differentiate the selected 
pixel from the non-selected pixels. The readout phase of the 
operation is illustrated in FIG. 9B. 
Finally, reset is accomplished by biasing the row address 
line 1016 at a reset voltage, i.e., V,=VRs, which is 
preferably ground potential (i.e., 0 V). As shown in FIG. 9C, 
this creates a downward staircase surface potential from the 
region underlying the photogate 1004, across the potential 
barrier 1044 under the barrier gate 1006, to the potential well 
1042 under the drain diffusion 1014. Thus, the signal charge 
accumulated under the photogate 1004 is completely drained 
and the pixel 1020 is reset. Since the photogate region is 
completely drained during reset, the SFG pixel will exhibit 
no kTC noise, and no image lag. 
The readout and reset operations are preferably used in 
combination to perform the aforementioned noise suppres- 
sion tasks. First, after the integration period is complete, the 
readout voltage V, is applied to the selected row of the 
array (via the corresponding row address line 1016) and the 
signal level is sampled from each pixel 1020 in the row and 
held on the associated signal capacitor 1034 at the bottom of 
the array column. Next, the row address line 1016 is biased 
at the reset voltage VRs, thereby resetting the pixel 1020. 
The row address line 1016 is then again biased at the readout 
voltage V, and the reset pixel level of each pixel 1020 in 
the selected row is sampled and held on the corresponding 
reset capacitors 1038. During the next integration period, the 
stored signal and reset levels from each of the previously 
selected pixels are read out in parallel to the noise suppres- 
sion circuit 1040 and operated upon as discussed previously. 
The noise-suppressed pixel levels are then readout via a 
multiplexer (not shown) as in previously described embodi- 
ments of the invention. 
A tradeoff exists between the dynamic range of a SFG 
pixel cell (i.e., the maximum amount of charge that can be 
accumulated before saturation) and its sensitivity (i.e., the 
voltage level associated with the amount of charge 
accumulated). The saturation level N,,, increase as the ratio 
fl between the capacitance C, of the coupling capacitor 
1002 and the capacitance C, associated with the photogate 
1004, while the sensitivity S decreases, where: 
~,,*=(c*,*xv,,*,PG)I4 (4) 
c ~ ~ ~ ~ c d ~ p ~ ~ ~ c O ~ c ~ ~ c g ~ ~ ~ c P G ~ c O ~ c ~ ~ ~ ~ c g ~ ~  (5) 
s ~ ~ ~ ~ c d ~ p ~ l ~ c P G x ~ ~ c P G ~ c d ~ p ~ x ~ c O ~ c ~ ~ c g ~ ~ ~  (6) 
C,, being the depletion capacitance of the photogate 1004, 
C,, being the overlap capacitance coupled to the to the 
floating gate, and C, being the gate capacitance of the output 
transistor 1008. Thus, for a given photogate capacitance 
(C,,), larger coupling capacitor values will result in higher 
saturation levels, but lower sensitivity. This result is not too 
surprising since larger coupling capacitor values require 
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physically larger capacitor structures in the pixel cell, and so terminal coupled to both said floating gate of said output 
a lower fill factor, i.e., less “effective” photosensitive area. transistor and said photodetector electrode and a second 
The term “effective” photosensitive area is used because, terminal to receive a row address voltage signal that is at an 
although, the CouPling capacitor structure does significantly integration voltage higher than a barrier potential at said 
reduce the m ~ ~ n t  of Photogenerated charge thereunder, s transfer gate during an integration period and is at a readout 
some is still produced. Thus, the fill factor is not a straight voltage which is higher than said integration voltage during 
ratio of the physical photogate area to the total area. For a readout period, 
tested embodiments of the SFG sensor array, a fl=0.5 was 4, The imaging device of claim 1 further comprising 
chosen as a between saturation levels and means for periodically resetting a potential of said floating 
sensitivity. However, a different fl value could be used to gate to a predetermined potential, 
favor either a higher saturation level or a higher sensitivity 5 ,  ne imaging device of claim 1, wherein each one of 
depending on the requirements of the desired application. It said pixel cells further comprises: 
a drain diffusion connected to a drain bias voltage; and is also noted that the previously described microlens struc- 
ture could be incorporated into the SFG pixel array to 
increase the effective fill factor by concentrating the 1s a reset gate located between said floating gate Of said 
output transistor and said drain diffusion and coupled to received light on the actively photosensitive region under 
receive a reset control signal that controls said reset the photogate. This increased effective fill factor would then 
operation. improve the sensitivity of the cell. 
pixels with a pixel size of only 4ox40 i u m ~ ,  The chip was readout circuit which includes a field effect source follower 
implemented in a ium double-poly n-well CMOS process, 2o output transistor having a gate coupled to receive an output 
The output saturation voltage was measured to be 180 mV from said floating gate Of said Output transistor. 
7. The imaging device of claim 6, wherein said readout under the condition where VDD=5 V, V,,=4.0 V, Vm=5 V, 
vR,=ov, and vB,=1,25 v, Good linearity was obtained in circuit further comprises a field effect load transistor con- 
that the photogate voltage varied linearly with the amount of 2s nected to said Source 
The aforementioned tested sensor array has 32(H)x27(V) 6. The imaging device Of ‘3 further comprising a 
Output transistor. 
accumulated charge, Fixed pattern noise was suppressed to ’. The imaging device Of 7, wherein said readout 
mvp,, In addition, no blooming was observed, Read noise 
was measured to be 215 pV,,. 
While the invention has been described in detail by 
understood that variations and modifications thereof may be 30 
made without departing from the true spirit and scope of the 
invention. For example, the switched capacitor integrators 
described in connection with the second preferred imple- 
mentation of the multiresolution readout circuit could be 3s 
replaced with switched capacitor filters. The switched 
capacitor filters would be designed to perform a low pass 
filtering and pixel weighting operation instead of just simple 
signal averaging. In this way, a more sophisticated block 
processing procedure can be realized. 
What is claimed is: 
1. An imaging device, comprising: 
a monolithic semiconductor integrated circuit substrate; 
a focal plane array of pixel cells, each one of said pixel 
circuit further comprises a correlated double sampling cir- 
cuit having an input node connected between said source 
follower output transistor and said load transistor. 
reference to the preferred embodiment described above, it is 9. The imaging device Of ‘3 wherein the 
circuit comprises: 
a pair of sample and hold field effect transistors formed in 
said substrate, each sample and hold field effect tran- 
sistor having one of a source and drain thereof con- 
nected to a source of said source follower transistor; 
a pair of sample and hold capacitors connected to the 
other one of the source and drain of a respective one of 
said pair of sample and hold transistors; and 
means for sensing a potential of each of said sample and 
hold capacitors at respective intervals. 
10. The imaging device of claim 9 further comprising 
means for sensing a difference between potentials of said 
pair of sample and hold capacitors. 
11. The imaging device of claim 9 further comprising 
4s means for shorting across each of said pair of sample and 
4o 
cells comprising: 
a photodetector having a photodetector portion formed hold capacitors simultaneously while said means for sensing 
in said substrate and a photodetector electrode over- measures a fixed Pattern noise difference. 
lying said photodetector portion, said photodetector 12. The imaging device of claim 9, wherein said focal 
operable to accumulate photo-generated charge in array of pixel cells is organized in rows and columns, and 
said photodetector portion in response to incident so wherein said readout circuit further comprises a plurality of 
radiation, and load transistors and correlated double sampling circuits, 
wherein each cell in each column of pixel cells is connected 
to a single common load transistor and a single common 
circuit. 
13. The imaging device of claim 12, wherein each of said 
common load transistors and correlated double sampling 
circuits is disposed at an end of a respective column of pixel 
14. The imaging device of claim 12, wherein said readout 
a row select field effect transistor formed in each one of 
said cells having its source and drain connected 
between said source of said source follower output 
transistor and said pair of sample and hold transistors, 
and a gate connected to a row select signal; and 
wherein said means for sensing at period intervals 
comprises, 
a charge coupled device section formed on said substrate 
adjacent said photodetector and having an output tran- 
sistor whose gate is connected to said photodetector 
electrode to form a floating gate and at least one charge 5s 
coupled device stage, said charge coupled device set- 
tion configured and operable to transfer charge through 
said charge coupled device stage from said photode- 
tector portion of said substrate to a drain of said output 
transistor during a reset operation and to produce an 60 circuit further 
electrical signal indicative of said photo-generated 
charge. 
2. The imaging device of claim 1 wherein said charge 
coupled device stage comprises a transfer gate between said 
drain of said output transistor and photodetector portion. 
3. The imaging device of claim 2, wherein said charge 
coupled device section includes a capacitor having a first 
connected thereto. 
6s 
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a pair of sample and hold output transistors having focal plane array and to provide on-chip signal pro- 
respective gates and sources connected across cessing of electrical signals from said pixel cells. 
respective Ones of said pair of sample and hold 22. The imaging device of claim 21, wherein said first 
capacitors, and having respective drains, diffusion region is a floating node to function as a source of 
respective differential output nodes of said correlated 5 said pixel transistor and said second diffusion region is 
double sampling circuit, and biased at a selected DC voltage to function as a drain, said 
a pair of column select transistors formed in said first diffusion region converting said photo-generated charge 
substrate each having a source and drain connected into said 
between a drain of a respective one of said sample 23. The imaging device of claim 22, further comprising: 
and hold output transistors and a gate connected to a a readout circuit formed on said substrate and comprising 
a field-effect source follower output transistor coupled column select signal. to receive said electrical signal from said pixel transis- 15. The imaging device of claim 14, wherein each of said tor; transistors is a metal oxide field effect transistor, said source 
follower output transistor, said load transistor, said row load transistor connected to said Source follower output transistor; and select transistor, and said pair of sample and hold transistors 1s 
connected between said source follower output transis- 
tor and said load transistor and operable to produce an transistors and said pair of column select transistors being 
output signal indicating only said photo-generated p-channel devices. 
charge, wherein said sampling circuit samples said 16. The imaging device of claim 1 further comprising a 
micro-lens layer overlying said substrate, said micro-lens 20 electrical signal Once when said gate of said pixel 
transistor is set at a first gate potential without changing layer comprising: 
an amount of photo-generated charge in said first 
diffusion region and to sample said electrical signal for 
a second time when said gate of said pixel transistor is 
set at a second gate potential. 
24. The imaging device of claim 21, wherein said first 
diffusion region is biased at a selected DC voltage to 
function as a drain. 
25. The imaging device of claim 24, wherein each pixel 
30 cell further comprises a capacitor having a first terminal 
connected to both said photodetector electrode and said gate 
of said pixel transistor. 
a 
being n-channel devices, said pair of sample and hold output a 'Orrelated circuit having an hut 'Ode
a refractive layer; and 
individual lenses formed in said layer in registration with 
individual ones of said cells, each of said individual 
lenses having a curvature for focusing light toward a 25 
photosensitive portion of the respective cell. 
17. The imaging device of claim 16, wherein said refrac- 
18. The imaging device of claim 17 wherein said refrac- 
tive layer comprises a polymer. 
tive layer comprises polyamide. 
19. The imaging device of claim 16, wherein each of said 
individual lenses covers portions of the corresponding cell 
including said photodetector as well as said charge coupled 
device section. 
CMOS image signal processing electronics integrated on 
said substrate and connected to communicate with said focal 
plane array, said CMOS image signal processing electronics 
from said pixel cells. 
26. The imaging device of claim 24, further comprising: 
a readout circuit comprising a field-effect source follower 
output transistor formed in each one of said cells, the 
second diffusion region of said pixel transistor being 
connected to a gate of said source follower output 
transistor; 
follower output transistor; and 
a correlated double sampling circuit having an input node 
connected between said source follower output transis- 
tor and said load transistor and operable to sample said 
second diffusion region twice in an readout operation to 
produce an output signal indicating only said photo- 
generated charge. 
20. The imaging device of claim 1, further comprising 35 
providing processing Of 4o a field-effect load transistor connected to said Source 
21. An imaging device, comprising: 
a monolithic semiconductor integrated circuit substrate; 
a focal plane array of pixel cells formed on said substrate 
by an integrated circuit process that is compatible with 45 
a complementary metal oxide semiconductor (CMOS) 
process, each one of said pixel cells comprising: 
a photodetector electrode overlying said substrate and 
operable to accm~&te  Photo-generated charge in an 
a barrier gate formed on said substrate adjacent said 
photodetector portion, and 
a pixel transistor formed on said substrate and configured 
to have a first diffusion region adjacent said barrier 
gate, a gate and a second diffusion region, said gate 55 
connected to said photodetector electrode to form a 
floating gate, 
wherein said barrier gate is operable to transfer said 
photo-generated charge from said underlying photode- 
tector portion of said substrate to said first diffusion 60 
region of said pixel transistor, and wherein said gate of 
said pixel transistor produces an electrical signal com- 
prising a signal component indicative of said photo- 
generated charge and a noise component indicative of 
noise associated with said pixel; and 65 floating gate, 
MOS image signal processing electronics integrated on 
said substrate and connected to communicate with said 
27. An imaging device, comprising: 
a monolithic semiconductor integrated circuit substrate; 
a focal plane array of pixel cells formed on said substrate 
by an integrated circuit process that is compatible with 
complementary metal oxide semiconductor (CMOS) 
process, each one of said pixel cells comprising, 
a photodetector electrode overlying said substrate and 
operable to accumulate photo-generated charge in an 
underlying portion of said substrate, 
a barrier gate formed on said substrate adjacent said 
underlying portion, and 
a pixel transistor formed on said substrate and config- 
ured to have a drain adjacent said barrier gate, a gate 
and a source, 
a capacitor having a terminal connected to both said 
photodetector electrode and said gate of said pixel 
transistor to make said gate of said pixel transistor a 
wherein said barrier gate is operable to transfer said 
photo-generated charge from said underlying portion of 
photodetector portion Of said substrate, 50 
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said substrate under said photodetector electrode to said 
drain of said pixel transistor which produces an elec- 
trical signal having a signal component indicative of 
said photo-generated charge. 
28. The imaging device of claim 27, further comprising a 5 
readout circuit formed on said substrate to receive said 
electrical signal, said read circuit comprising: 
a field-effect source follower output transistor coupled to 
a field-effect load transistor connected to said source lo said drain at a DC voltage, 
using a transfer gate formed in said substrate next to said 
portion under said photodetector electrode to output 
said charge; 
using a drain of an output transistor formed in said 
substrate next to said transfer gate to receive said 
charge from said portion; and 
connecting a gate of said output transistor to said photo- 
detector electrode to form a floating gate so as to 
convert said charge into an electrical signal. 
31. A method as in claim 30, further comprising biasing receive said electrical signal; 
follower output transistor; and 
a correlated double sampling circuit having an input node 
connected between said source follower output transis- 
tor and said load transistor and operable to sample said 1s 
second diffusion region twice in a readout operation to 
produce an output signal indicating only said photo- 
generated charge. 
29. The imaging device of claim 27, further comprising 
CMOS image signal processing electronics integrated on 2o 
said substrate and connected to communicate with said focal 
plane array, said CMOS image signal processing electronics 
providing on-chip signal processing of electrical signals 
from said pixel cells. 
2s 30. A method, comprising: 
producing charge in a portion of a semiconductor sub- 
strate under a photodetector electrode in response to 
incident photons incident to said portion; 
32. A method as in clyim 30, further comprising: 
coupling a first terminal of a capacitor to both said 
photodetector electrode and said gate of said output 
transistor; 
using a second terminal of said capacitor to receive a row 
address voltage; and 
using a source of said output transistor to receive a row 
address voltage. 
33. A method as in claim 32, further comprising: 
setting said row address voltage at an integration voltage 
higher than a barrier potential at said transfer gate 
during an integration period; and 
setting said row address voltage at a readout voltage 
which is higher than said integration voltage during a 
readout period. 
* * * * *  
